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THE NAS-PAK LOGIC SYSTEM 
James Billingsley 
For the past eight years, the design and fabrication of telemetry ground 
data processor equipment at Goddard Space Flight Center have been 
accomplished through the use of commercial logic cards or modules. Each 
design engineering group selected a manufacturer logic system which suited 
their particular requirements. Unfortunately, these logic systems were not 
physically or electrically compatible with each other; thus, competition was 
eliminated when additional purchases were made. As integrated circuits 
improved in performance and price, an opportunity for performance and 
size improvement motivated us to investigate new methods of implemen-
tation of the integrated circuits. A microelectronics program was initiated to 
evaluate circuitry, packaging methods, and fabrication approaches necessary 
to produce a competitively procured logic system. Goals of this micro-
electronic program were 
(I) In integrated circuit evaluation, to evaluate circuit elements for 
their electrical performance, their availability from numerous sources, and 
the completeness of the logic line. 
(2) In special circuit development, to design and test additional circuitry 
unavailable in the form of integrated circuits and to develop techniques that 
will allow competitive manufacture. 
(3) In hardware development, to design and develop modular rack-
mountable hardware to house the integrated circuits. 
(4) In software development, to provide the designer with computer-
generated design, fabrication, and drafting assistance to reduce cost and the 
incidence of human error. 
(5) In testing and documentation, to evaluate available test equipment 
and fixtures for use with the new logic system and to provide a user's 
manual for the logic system and the program aids. 
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The result of this microelectronic program of investigation is the NAS-PAK 
logic system described in this report. 
The NAS-PAK logic system emerged more from the integrated circuit 
dual inline package than from any other aspect of the logic system 
development. Circuit evaluation was performed without regard to package 
type. Hardware development, however, required consideration of each 
package type. The familiar printed circuit card was discarded because of 
connector pin number limitations. A socket panel with plug-in capacity for 
60 14-pin dual inline packages was chosen. These panels (shown in Figure 1) 
are 15.2 em X 17.8 cm X 0.3 2 cm with 14 wire-wrap pins per socket. Six 
socket panels are mounted on an aluminum frame (Figure 2) which in tum 
is mounted in an 8.9-cm drawer assembly (2 frames) or a vertical page 
assembly (3 frames). Figure 3 illustrates the modular assemblage from dual 
inline package to drawer assembly. Plastic protective covers are attached to 
the frame assemblies to prevent pin damage. The drawers assemblies have 
provision for mounting 4 fans, 2 fans, or a blank fan plate to facilitate 
cooling as required. The vertical page assembly is cooled by rack-mounted 
fans. Figure 4 illustrates the vertical page assembly (8 pages) mounted in a 
cabinet rack. The resultant reduction in size averages 15: lover discrete 
component logic systems and 2: lover commercial lines of integrated circuit 
modules. 
Miniaturization of electronic equipment introduces the difficulty of 
circuit interconnection in very small areas. Automation of circuit inter-
connection then becomes necessary for full utilization of the system 
capabilities in normal time schedules. Realization of these problems early in 
the NAS-PAK system development led us to investigate wiring machines and 
their capabilities. The machine chosen, though manufactured by only one 
manufacturer, is available on a rental basis from several companies; thus, 
competition is preserved. 
The wiring machine eliminated manual wmng errors and human 
deficiencies in the fabrication area but offered no improvement for design 
modification or correction after wiring. Computer programs were written to 
minimize errors introduced at the design phase. (See Figure 5.) These 
programs reduce the modifications and corrections required by eliminating 
the most common design errors before wiring. Figure 6 shows a typical 
intermediate printout demonstrating computer subroutines which provide 
design diagnostics, module placement guides, and circuit-use charts to 
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further aid the user. Figure 7 illustrates the autowire program flow from 
logic diagram to the wired chassis. Additional programs were written to 
provide function block entry and automatic drafting of the designer's input 
data. 
The block entry program reduces the input wirelist card number by 
generating wirelist cards from a single descriptive statement. Large shift 
registers and counters may be entered with a statement such as "-32 SRS." 
The block entry program will then generate all interconnection wiring cards 
necessary to wire the shift register as determined by the block entry 
function library. Since the designer does not have a drawing of the function, 
it became necessary to develop a program to show the designer how the 
computer implemented his input statement. The auto-draft program 
provides drive information to an x-y plotter to draw the logic symbols with 
module type, socket, and pin information. The symbols are positioned on 
the paper by coding information provided by the designer or the computer 
on the wirelist cards. The interconnecting lines are not drawn by this 
program and must be drawn by hand. Since the symbols and designation 
information consume 90 percent of hand drafting time, the auto-draft 
program offers considerable design assistance. Figures 8 and 9 are flow 
diagrams which show the complete NAS-PAK software system. User-
oriented instruction manuals have been written for the NAS-P AK hardware 
and software. 
The NAS-PAK logic system is a complete system covering all phases of 
implementation, not just the hardware phase alone. Each of the design aids 
were developed after the realization that previous developments introduced 
difficulties which would require additional effort by the designer. With 
these intentions, the NAS-PAK logic system will continue to develop. 
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Figure 1- Socket panel. 
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Figure 2-Socket panel mounting scheme. 
Figure 3-Modular assemblage. 
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Figure 4-Vertical page assembly. 
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Figure 5-Logic design aid program test. 
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Figure 6-Computcr subroutines (concluded). 
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Figure 7-Autowire program flow. 
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Figure 8-Logic design aid program. 
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Figure 9-Automatic wiring program. 
